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ABSTRACT
Time-to-Digital Converters (TDC) have gained increasing importance in modern
implementations of mixed-signal, data-acquisition and processing interfaces and are used to
perform high precision time intervals in systems that incorporate Time-of-Flight (ToF) or Timeof-Arrival (ToA) measurements. The linearity of TDCs is very crucial since most Digital Signal
Processing (DSP) systems require very linear inputs to achieve high accuracy.
In this work, a TDC has been designed in the 0.5 μm n-well CMOS process that can be
used for on-chip integration and in applications requiring high linearity. This TDC used a DualSlope-ADC-based architecture for the time-to-digital conversion and consists of the following
three main sub-circuits: a time-to-voltage conversion part, an integrating part and digital circuitry.
The design is operated with ±2.5V supply voltage and the digital circuitry, consisting of two digital
counters and an adder, are operated with a clock frequency of 13MHz. The design of the TDC is
discussed and simulated and experimental test results and linearity performance of the fabricated
TDC are also presented.

viii

1. INTRODUCTION
Measurements of time intervals between two events are frequently needed in present day
implementations of mixed-signal, data acquisition and processing interfaces. Time-to-Digital
Converters (TDC) are circuit blocks that are used to perform high precision time interval
measurements and are often included in electronic chips for on-chip time interval measurements
as some applications wish to measure time intervals between events rather than absolute time. Due
to technology scaling and increased importance placed on speed, reliability and low power
consumption [1], various architectures and designs of TDCs have been introduced with very
simple circuit structures and low power consumption.
TDC applications vary widely with applications ranging from time-based or Time-Mode
Signal Processing (TMSP) applications in nuclear science for Positron Emission Tomography
(PET) Imaging [2], radio-frequency transmitters for Digital Phase-Locked Loops (DPLL) [3],
analog-to-digital conversion for mixed-signal interfaces, Time-of-Flight (ToF) measurements for
ranging and imaging systems, nuclear science, medical applications in cancer treatment, digital
storage oscilloscopes and in agricultural applications such as Raman Spectroscopy used in food
and agricultural products analysis, just to name a few [4].
Even though technology scaling has allowed digital circuits to be made smaller and more
power efficient, traditional analog circuits have not benefitted much from this scaling. [5]. As
discussed by Vertregt and Scholtens [6], technologies with smaller feature size bring higher speeds
at a proportionally higher power. As a result of this, recent research trends in Complementary
Metal-Oxide Semiconductor (CMOS) TDCs have incorporated as much digital blocks as possible
and use similar logic gates from the standard cells which are used to build digital circuits in order
to take advantage of the technology scaling benefits [5]. This has been the driving force for TDC
1

receiving a lot of research attention and interest in recent years. As an example, an integrated
frequency synthesizer might use an All-Digital Phase-Locked Loop (ADPLL), where a TDC is
used as a phase detector to directly digitize the phase error of a Digitally Controlled Oscillator
(DCO) and a TDC could also be used for sensing timing skew and calibrating a high-speed time
interleaved ADC [7].
One interesting application of a TDC is in Raman Spectroscopy where fluorescence
suppression is achieved using a time-gated CMOS Single-Photon Avalanche Diode (SPAD). Since
the lifetime of Raman scattering is in order of picoseconds, it is possible to suppress the
fluorescence background greatly using intensive laser pulses to illuminate the sample rather than
continuous wave radiation and recording the response during the short pulses through time-gating
[8].

Time-gating can be realized with various detection systems such as time-resolved

photomultiplier tubes, high-speed optical shutters based on a Kerr cells, intensified charge-coupled
devices, quantum dot resonant tunneling diodes, and CMOS SPAD [9]. One of the essential
advantages of CMOS SPADs is the ability to reject both the photoluminescence tail and the photon
noise. SPADs are realized in standard CMOS technology and contain a p-n junction which is
reverse biased above its breakdown voltage, meaning that interaction of even a single photon can
trigger avalanche breakdown that can then be recorded. The setup of the time-gated Raman
spectrometer is shown in Fig. 1.1 [10] and shows the SPAD sensor which includes a TDC to
measure and quantize the length of the pulse width and give a digital representation of the time
data. Fig. 1.2 explains the time-gating principle of the Raman Spectrometer. From Fig. 1.2, some
portion of the fluorescence photons is generated at the same time as the Raman photons. The effect
of this residual fluorescence can be minimized by measuring the fluorescence background after
the laser pulse and scaling it against the total result.
2

Figure 1.1. Block Diagram of the Time-Gated Raman Spectrometer [10].

Figure 1.2. Time-Gating Principle of the Raman Spectrometer [8].

3

Another application of a TDC is in time-resolved ranging applications that involve the
measurement of Time-of-Flight (ToF) by determining the arrival time of a retuned signal with
respect to a transmitted signal which is an indication of the distance from the object. An example
of such an application is a Light Detection and Ranging (LIDAR) system with the simplified block
diagram of a LIDAR system is shown Fig. 1.3. It can be inferred from Fig. 1.3 that to allow for
the extensive digital signal processing involved in these sensing systems, a data converter or
quantizer is required to digitize the information contained in the timing event (time interval
between transmission and detection, usually designated as a start and stop event respectively) [11].
As demonstrated in the example applications above, time measurement is an important part
of many applications. In 2001 edition of the International Technology Roadmap for
Semiconductors (ITRS), timing jitter measurement in high-speed VLSI is reported as one of the
topmost difficult challenges [12] especially in phase-locked loops and in gigabit-rate Serializer –
Deserializer (SerDes). As a way of tackling this problem, Xia and Lo [13] developed a Time-toVoltage Converter (TVC) circuit that continuously converts the analog voltage level that
represents timing values. This method does not involve a sampling clock but rather in an analog
manner which enables measurement of high-speed gigabit-rate circuits possible. The effectiveness
of this TVC was also demonstrated in [13].
By using the TVC principle, coupled with an analog-to-digital converter (ADC), a simple
Time-to-Digital (TDC) converter can be designed that can alleviate the non-linearities that would
arise from the time-to-voltage conversion.

4

Figure 1.3. LIDAR System Composition [11].
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1.1 System Considerations of TDC Design
In order to allow for high accuracy of proposed TDC design, it is expedient to reduce the
non-linearity and high sensitivity to Process Parameters, Supply Voltage and Temperature (PVT)
[14,15]. The desire for low power also calls for a simple circuit architecture which also leads to a
smaller area and low power for proper on-chip integration. With system constraints such as
latency, Dynamic Range (DR) and time resolution, the design of the TDC becomes non-trivial.
The task of formulating techniques and solutions to maintaining linearity, low sensitivity to PVT
and low latency in the presence of reduced area and a high resolution becomes challenging.
1.2

Thesis Organization
In order to design a suitable TDC, it is important to maintain a fine resolution and maximize

the dynamic range, while maintaining small area and low power budget. The objective of this work
is to demonstrate and realize a simple TDC circuit architecture with a very simple circuit design
and high accuracy, based on existing and new ideas and that can achieve a high resolution while
maintaining low area and consuming less power. By using time-to-voltage conversion and
integrating techniques, a 5-bit TDC with a small number of circuit elements is designed which
achieves high resolution while maintaining its linearity.
Chapter 2 gives an overview of time-to-digital converters and starts with explaining what
a TDC is with regards to its basic operation and the general concepts in TDC design. The chapter
also discusses the various performance and characterization parameters associated with the timeto-digital conversion and how linearity affects the performance of the TDC. This will be followed
by the definitions of performance parameters such as dynamic range, resolution, latency in relation
to TDC. Some previous work in the target field is presented, analyzing each topology and
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highlighting the strength and weaknesses with each architecture. Also, a summary of the
challenges and considerations involved with the TDC design is presented, concluding with an
introduction of the problem statement and the main goals of this work is also stated.
Chapter 3 begins with an introduction and overview of the TDC architecture. The system
level architecture together with the top-down design methodology is discussed. The operation
modes of the proposed design are described theoretically.
In Chapter 4, the design considerations of each of the sections and blocks of the TDC
architecture is presented which is done in a systematic and hierarchical manner beginning with the
time-to-voltage conversion part and moving on to the integrating part. The chapter will also present
the simulation results of each of the design blocks of interest as well as their performance metrics.
The physical design considerations with respect to layout will also be discussed for each block and
the actual layout and testing of the TDC IC will conclude the section.
In Chapter 5, a summary of the work is given, conclusions are made, and the nature and
scope of future work are discussed.

7

2. TIME-TO-DIGITAL CONVERTERS OVERVIEW
The term time-to-digital converter refers to a data converter interface whose analog input
is a timing event and output is a digital word corresponding to the magnitude (and sometimes
polarity) of that timing event with some quantization error. The timing interval can be described
by the following equation [16].

𝛥 𝑇 = [𝐵𝑜𝑢𝑡]𝑑𝑒𝑐𝑖𝑚𝑎𝑙 × 𝑇𝐿𝑆𝐵 + 𝜀

(2.1)

where ε represents the quantization error associated with finite time resolution ( 𝑇𝐿𝑆𝐵) of the
conversion process, ΔT describes the analog time event and B out is the binary digital word output
of the conversion process [16]. A TDC is similar to an analog-to-digital converter (ADC), except
that an ADC quantizes a current or voltage instead of time. There are practically many approaches
for converting or quantizing a time-event into a digital equivalent, but this work will focus on the
time-to-voltage and integrating techniques based on the dual slope ADC principle. In the following
sub-section, some basic concepts and general design challenges will be discussed followed by a
sub-section on selected state-of the-art earlier works with highlights on their merits and demerits.
2.1

Fundamentals and Theory of Time-to-Digital Converters
Time-to-digital converters have been applied widely in many areas including digital

storage oscilloscopes, instrumentation and remote sensing applications such as Radar Time-ofFlight (ToF) measurements, time-domain quantizers in sigma-delta modulators, capacitive sensor
readouts, etc. Common to all these various applications of TDC is the digitization or quantization
of a timing interval or timing event into a digital form to allow for subsequent signal processing
of the digital signal. The major difference between the numerous TDC architectures is the
conversion approach used. Depending on the design requirements and tradeoffs, a particular
8

architecture or design may be preferred over another, and the choice often comes with varying
compromises in power consumption, resolution, dynamic range and other performance parameters
[17]. In this section, various terminologies and aspects of TDC operation are discussed.
Time-to-Digital Converters have some commonalities with ADC converters in terms of
characteristics. The major difference is that while the ADC’s analog input is voltage, that of the
TDC is a time period. Due to their similarities, many of the terms associated with ADC can be
applied to the TDC. Some of these terms are explained in the following sections as well as their
impacts of the TDC performance.
Fig. 2.1 shows the static input-output behavior of a 2-bit TDC given by its quantization
characteristics [18]. The X-axis is a plot of the time interval to be measured expressed as a ratio of
the maximum possible time event (Tref) and the input time event that can be correctly quantized
(TLSB). The digital word corresponding to the time interval is plotted on the Y-axis and are equally
spaced at an interval corresponding to 1 LSB on the X-axis, which is also the resolution of the
TDC, equivalent to the ideal width of the time intervals on the X-axis.
The quantization error represents the difference between the time interval (analog signal)
and the closest digital value at each instant and describes the input-output characteristic of the
TDC by relation (2.2) and ideally falls between 0 to T LSB [18].

Tin = BoutTLSB + 𝜀,

0 ≤ ε < TLSB

(2.2)

9

Figure 2.1. Ideal static input-output characteristic of time-to-digital converter [18].
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An equally distributed quantization noise has the mean value described by equation 2.3 [18].

〈𝜀〉 =

ε dε = 𝑇

∫

(2.3)

The quantization power can be defined as

〈𝜀2〉 =

ε dε = 𝑇

∫

2

(2.4)

Various non-linear and linear imperfections are associated with TDC, which are all
deviations from its expected behavior. Two prominent linear imperfections are Offset and Gain
Error. For an ideal TDC, the first transition occurs when the input is T LSB, i.e. T00…01 = TLSB. The
offset error is the deviation of the first step position from its ideal value TSB in terms of T LSB and
is defined by the following equation [18].

𝐸

=

…

(2.5)

The gain defines the steepness of the TDC and the Gain Error quantifies any variation of
the gain, which is a deviation of the last step position from its ideal value after the offset has been
removed [18]. Equation 2.6 illustrates the gain error [18].
𝐸

=

(𝑇

…

𝑇

…

(2.6)

) − (2 − 2)

The non-linear imperfections are expressed in two parameters: the integral non-linearity
(INL) and the differential non-linearity (DNL). INL is the maximum deviation from the ideal
transfer characteristic of the input-output characteristic of TDC and defined for each step. DNL is
the term describing the deviation between each step and its ideal value. Fig. 2.2. and Fig. 2.3
illustrate gain and offset errors.
11

Figure 2.2. Input-output characteristic of a TDC with offset error [18].

Figure 2.3. Input-output characteristic of a TDC with gain error [18].
12

2.2

Key TDC Characterization Terminologies and Definitions
Similar to ADC Characterization parameters, the TDC performance can be accessed by the

following parameters. These parameters in combination determine the accuracy of the output
available from the TDC.
Quantization: This is the process where a sampled time interval is assigned a digital value.
Resolution: This refers to the minimum possible time interval that a TDC can convert to a digital
output with no error. It is also inversely related to the dynamic range and determines how
accurately the time interval can be quantized and the number of distinct digital codes that the
converter is capable of producing. This also refers to the range of time intervals that is mapped to
the same output value and the corresponding increment is called 1 LSB.
Conversion Time: This is the minimum time duration taken by the TDC to produce a valid digital
word for a given input time interval with respect to the START event. This can also be referred to
as the speed of conversion and inversely related to the power consumption of the TDC.
Latency: This describes the time duration between the arrival of the STOP event and the
occurrence of a valid output. Basically, it is how long it takes the TDC to send out a valid output
word for a given time input.
Measurement Range: This describes the range of time intervals the TDC can measure and is the
difference between the minimum time interval and the maximum time interval the TDC can
correctly measure. It is limited by the number of bits and can be easily extended by increasing the
number of bits.

13

2.3

Early Related Work
Time-to-digital converters have been the subject of extensive research due to its importance

and varying areas of application. There also exists a wide variation in the application and design
architectures in the existing work, ranging from the direct conversion types that use a delay line to
measure short intervals between the rising edges of START and STOP signals such as the
fractional difference conversion method described in [19] to the indirect conversion types of TDC
architectures that usually use a two-stage conversion process; a time-to-analog stage and an
analog-to-digital converter stage. Examples of the indirect conversion technique are as described
in ramp TDCs in [20] and pulse stretching dual slope TDCs in [21]. Other types of TDCs are the
fractional difference conversion method TDC [19] and the time difference amplification TDC as
presented in [22]. Some of these works will be discussed in the following sections and the
discussion will be focused on the simplicity of the circuit architecture with respect to chip area and
power consumption in order to set the pace for the motivation of this work as well as make clear
the problem statement and goals of this work.

2.3.1 TDC using Fractional Difference Conversion Method and a Cyclic Vernier Delay
Line
In order to achieve a high resolution, a fractional difference conversion scheme was
proposed by Xing et al. [19], that uses the principles of a cyclic Vernier Delay Line for applications
requiring high dynamic range. The block diagram in Fig. 2.4 shows two delay locked loops (DLLs)
which are used to generate control voltages for two triggerable voltage-controlled oscillators
(TVCOs) and the outputs of these VCOs are sent to a Phase-Coincidence Detector (PCD) and its
associated control logic for a readout. The fractional difference conversion scheme shown in Fig.

14

2.5 is employed in the two DLLs having different number of stages N 1 and N2 and operating at
fractional frequencies M1f0 and M2f0 respectively, where M1 and M2 are integer multipliers of the
base frequency, f0. Careful choice of N1, N2, M1 and M2 can greatly increase the resolution. The
drawback of this architecture is complex circuit structures, coupled with high sensitivity to PVT
as well as high power dissipation.

15

Figure 2.4. Block diagram of the fractional difference conversion method [19].

Figure 2.5. Fractional difference conversion scheme [19].
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2.3.2 Column-Parallel Two-Stage TDC Based on Time Difference Amplification
To achieve both high timing resolution and small area in column-parallel TDCs for TOF,
PET, or FLIM applications, Mandai and Charbon [22] employed a two-stage architecture, wherein
the first stage operates as a coarse TDC (first TDC). The time residue is amplified by a Time
Difference Amplifier (TDA), then it is converted by the second-stage TDC. The block diagram of
the first stage is shown in Fig. 2.6. The second stage is identical to the first stage except for the
lack of a synchronizer and a 5-bit counter instead of 6-bit counter. The block diagram of the first
stage is shown in Fig. 2.6 and the block diagram of the 128-channel TDC is shown in Fig. 2.7.
Though this method has the main advantage of noise reduction in the second stage just as
in a two-stage analog-to-digital converter, it has a long conversion time and takes about 102µs to
read and suffers from power supply and temperature fluctuations [22].

17

Figure 2.6. Block diagram of first stage of column-parallel TDC [22].

Figure 2.7. Block diagram of 128-channel column-parallel TDC with time amplification [22].

18

2.3.3

TDC Based on Pulse Stretching
Time stretchers can be used to sustain fine resolution and good linearity in a method by

which the input time interval can be stretched theoretically a hundred or even a thousand times by
a current or capacitor ratio based on the dual slope method [21]. The block diagram and timing
diagram of the method is shown in Fig. 2.8. An interpolation circuit is incorporated with the
counter based TDC to extend the input range and the coarse measurement of the input time interval
is done by a counter with high precision reference clock. The fine measurements for fractional
periods are processed by analog interpolators which are based on analog time-to-voltage
conversion with capacitors charging or discharging with constant currents during the
measurements. T1 and T2 are generated by a time-to-pulse generator enabled by the START and
STOP signals.
The major drawback of this method is that it is analog intensive and require extensive
calibration. They also dissipate large power and occupy a large area.
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Figure 2.8. Block diagram and timing diagram of pulse stretching TDC with interpolators [21].
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2.4

Motivation and Problem Statement
From the previous discussion, there are many ways to implement a time-to-digital

converter, each suited for particular applications. A key takeaway from the previously discussed
work is that there are challenges and tradeoffs between resolution, dynamic range, and power
consumption as well as sensitivity to process parameters, supply and temperature (PVT). TDCs
that use delay lines are particularly sensitive to variations in PVT due to the probable mismatch
between circuit elements, that can lead to non-linearity in the operation of the TDC. The dynamic
range is also limited by the number of delay stages employed. Another issue is complex circuit
structures and architectures that often lead to high power consumption. These major challenges
are the motivation for this work. The aim is to realize and implement a TDC that has a low power
consumption so it can be incorporated for on-chip time measurements without substantial power
burden, as well as employing a simpler circuit architecture to occupy a small area and ensure low
cost and achieving high linearity.
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3. TDC SYSTEM DESIGN CONSIDERATIONS
3.1

System Level Overview
The focus of this work is to design a TDC with reduced non-linearity and a simple

architecture. To be able to efficiently integrate it together with other circuits for on-chip time
measurement and for accuracy of results, low power consumption is also very important in the
design. The approach chosen is the two-step system [23] that uses a Time-to-Voltage Converter
(TVC) in front of an ADC in a time-to-analog conversion stage and analog-to-digital conversion
stage. By using an ADC with a high linearity after the TVC stage, a high linearity TDC can be
achieved. In this approach, the dual-slope integrating ADC is chosen due to its inherent simple
structure. It also provides a high accuracy, is inexpensive and is ideal for digitizing low power
signals [24]. The generic block diagram of the two-step method is shown in Fig. 3.1.
3.2

Overview of Integrating ADCs and the Dual-Slope ADC
Analog-to-digital converters have been the subject of numerous researches over the years

and a survey of the field of analog-to-digital conversion shows that most of the effort has been
directed to four main types of architectures: flash ADC, successive approximation, oversampling
and integrating ADCs [25]. Integrating ADCs, otherwise known as ramp-and-slope ADCs, use an
architecture that performs analog-to-digital conversion by integrating the input signal through the
use of an integrator circuit and correlating the integration time with a digital counter. Mostly used
in high resolution applications, these converters provide a straightforward approach to converting
a low bandwidth analog signal into a digital representation. These, however, have relatively slow
conversion times but due to their inexpensive nature, these are commonly found in high resolution,
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slow-speed and cost-conscious applications [25]. These are of two types: single slope and dual
slope as discussed in following sections.
3.2.1 Single-Slope ADC Theory and Operation
Fig. 3.2 illustrates the architecture of a single-slope ADC comprising an operational
amplifier configured as an integrator, a Sample-and-Hold (S/H) block, a comparator, counter and
a latching circuit together with a control circuit. The counter serves to count the number of clock
cycles that it takes for the integrated value of the reference voltage, V REF to be equal to the input
voltage, VIN which has been sampled and held by the S/H. The comparator determines when the
sampled VIN is equal to the integrator output. The final counter value which is latched is
proportional to the value of the input voltage and is the actual digital representation of the input
signal.
The reference voltage and the input voltage are of opposite polarity so that the integrator
output can ramp up to the value of the sampled-and-held voltage. At the instant when the integrator
output passes the value of the S/H output, the comparator switches states and feeds into the control
logic to reset the counter for the next sample. The conversion time, T C, can be expressed by [25].

TC =

2 𝑇

(3.1)

and the sampling rate is inversely proportional to the conversion time and can be expressed as
follows,

fsample =

𝑓

(3.2)
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Figure 3.1. Block Diagram of two-step TDC with TVC in first stage and dual-slope ADC in the second
stage.

Figure 3.2. Block Diagram of a single-slope ADC [25].
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Though simple and straightforward, the single-slope architecture is saddled with potential
errors. The integrator output voltage across the integrating capacitor, VC is given by [25]

𝑉 =

𝑑𝑡 =

∫

.

(3.3)

Placing equation (3.2) into (3.3) and replacing TCLK with

𝑉 =

.

yields,

(3.4)

From equation (3.3), it can be seen that the final voltage on the integrator capacitor does
not depend on only the input voltage but also the values of the integrator resistor, R and the
capacitor, C and the clock frequency. Any deviation from calculated values, especially in
integrated resistors and capacitors, will have an influence on the accuracy of the converter. Any
clock jitter will also contribute to the inaccuracy. A way to overcome these dependencies is to use
the dual-slope ADC architecture.
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Figure 3.3. Comparator output (a) and counter pulses of the single-slope ADC [25].
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3.2.1 Dual-Slope ADC Theory and Operation
To eliminate most of the errors that come with the single-slope architecture, the dual-slope
architecture can be used. The block diagram is shown in Fig. 3.4 with similar components but in a
different configuration. This setup allows for two integrations to be performed, one on the input
signal, VIN and the other on the reference voltage, VREF, which are of opposite polarities. The input
voltage VIN, which is negative in this case, makes the output of the integrator positive in the first
integration.
Fig. 3.5 shows the behavior for two different samples of V IN and shows the integration
period for the two samples, T1 as constant. The reason for this is because the maximum value for
this period is limited by the maximum counter value, given by 2 N (N is the number of bits of a
counter).
As shown in Fig. 3.5, for example, in a 3-bit ADC, the first integration continues until the
counter counts to 2N, which is the counter’s overflow value which resets the counter, at which
point the integrator input is connected to VIN, which produces a negative slope output at across the
integrator capacitor towards zero at a constant rate. The counter measures the time it takes for the
integrator output to discharge and generates the digital code for the input voltage. The first
integration slope differs depending on the value of the input voltage while the second slope is
constant and depends on VREF, which is itself constant.
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Figure 3.4. Block diagram of dual-slope ADC [25].

Figure 3.5. Integration periods and counter output for two separate samples of a dual-slope
ADC with 3-bit counter [25].
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By using the dual-slope architecture, any nonidealities in the single-slope will be
eliminated as described in the following analysis. The integrator output at the end of the first
integration is given by [25],

𝑉 = −

𝑑𝑡 =

∫

|

|

(3.5)

assuming initial condition on capacitor is zero.
After the counter resets and the integrator input is connected to the reference voltage, the
discharging commences with the initial voltage defined by the integrator output in equation (3.5).
|

𝑉 =

|

−

∫

𝑑𝑡

(3.6)

After discharging to zero, equation 3.6 becomes
|

𝑉 =

|

−

=0

(3.7)

at which point RC factor cancels and T2 becomes

T2 =

|

|

T1

(3.8)

T2 corresponds to the digital value of the input voltage. Equation 3.8 also shows that since the
same clock is used in generating T1 and T2, the errors from clock jitters are also minimized.
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3.3

5-bit Dual-Slope-ADC-Based TDC Architecture, Theory and Operation
Dual slope integrating ADC architecture is preferred over single-slope because, since the

same integrator circuit is used to produce both slopes, the non-idealities cancel out as explained in
the section 3.2. The technique can be broken down into four stages: the time-to-voltage stage,
integrating stage, comparator stage followed by the digital encoding stage as shown in the
conceptual diagram in Fig. 3.6. The complete block diagram of the proposed TDC architecture is
shown in Fig. 3.7 consisting of two 5-bit digital counters, a binary subtractor, comparator,
operational amplifier configured as an integrator and a current mirror network.
The TDC is designed using the specifications of the standard 0.5μm n-well CMOS
technology and contains a time-to-analog conversion circuit which is made up of a current mirror
with a biasing circuit, transmission gate switches, and a charging capacitor which converts the
time interval into a voltage.
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Figure 3.6. Concept level diagram of the Dual-Slope-ADC-Based ADC based TDC.
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Figure 3.7. Complete top-level block diagram of TDC.

32

3.3.1 Theory of Operation
The proposed TDC works to give a digital representation of a time interval between a
START and STOP signal by first converting time into a voltage and subsequently converting the
voltage into a digital form using counters and binary arithmetic. It has three modes of operations
as described by the sections below and with the aid of Fig. 3.7 and Fig. 3.8.
Mode 1: This is the reset mode and resets the TDC and makes it ready to perform a conversion.
In this mode, both START and STOP signals are off, switch S2 is off and switch S1 and the RESET
switch are on. In this configuration, the integrator output is discharged to zero and as a result of
this, the comparator output, Vcomp, goes high and resets the two binary counters. The position of
S2 and RESET also discharges the sample capacitor C n to make Vn zero. Meanwhile, the current
from the current source is directed away from the current mirror network to VSS. S1 and RESET
are turned off after the nodes are discharged and at the end of this mode, the converter is ready for
the conversion in the next mode.
Mode 2: This mode is the beginning of the conversion process and starts when the START signal
comes on while the STOP signal is still off. Switch S3 is connected to V REF while S2 is turned on.
Counter 1 is enabled by the STOP signal and starts counting the duration of the START signal.
Two processes take place concurrently in this configuration as follows:
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Figure 3.8. Timing diagram showing the modes of operation of the TDC.
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Time-to-voltage conversion: This is the process of converting a time interval into a voltage. The
sub-circuit to perform this includes the current mirror network with the bias circuit and the
sampling capacitor Cn. The configuration of the current mirror network with the START signal
and switch S2 causes charging of capacitor Cn with the constant current source, Ibias, and generates
a linear negative voltage, Vn, to build up on Cn with the integration time Tint at the end of the
integration. Vn is given by

𝑉 =−

.

(3.9)

Integrating part: This mode also has S3 connected to VREF and causes a voltage ramp at the
integrator output with a negative slope across the capacitor C int. The integrator output voltage Vint
is given by

𝑉

=

∫

where τ = 𝑅

𝐶

𝑉

𝑑𝑡 = -

(3.10)

.

This causes the comparator output, Vcomp, to go low since Vint is now non-zero, thus allowing
Counter-1 to keep counting.
Mode 3: This is the final mode of operation and begins when the STOP signal comes on while the
START signal is still on with Counter-1 still counting. Counter-2 is enabled by the STOP signal
and starts counting at the same frequency as Counter-1 since they share the clock. Also, at this
mode, S3 is switched to connect Vn to the integrator input which causes the output of the integrator
to ramp up with a positive slope since V n is negative. Vint is be given by

𝑉

=-

+

∫

𝑑𝑡 ,

(3.11)

where T2 is the integration duration while the STOP signal is on which gives
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𝑉

=-

+

𝑇 .

Mode 3 ends when Vint becomes zero, and the comparator output, Vcomp, goes high and resets the
counters again. T2 at the point where Vint becomes zero, is given by

.

T2 =

(3.12)

T2 is a constant and independent of Tint. Since START signal stays on throughout Modes 2 and 3,
Counter-1 counts the period (Tint + T2) while Counter 1 counts the period T2. Tint counter value
can be determined by the difference in the counter values by passing it to binary arithmetic unit as
shown in Fig. 3.7. Dout, therefore, corresponds to the digital representation of T int which is the time
difference between the START and STOP signals. Once the value of V int reaches zero volts, the
dependence on Rint and Cint in equation (3.11) is eliminated as described by equation (3.12).
Dividing equation (3.9) by equation (3.12) gives

=

.

(3.13)

Since the counter outputs Dout2 during T2 and Dout during Tint, equation 3.13 can be written as

=

,

(3.14)

and the ratio of Tint to T2 is proportional to the ratio of the binary representation of digital words,
Dout and Dout2. Since the same clock is responsible for generating the digital codes, any
irregularities will cancel out.
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The word length of the proposed TDC is selected to 5-bits but can be extended theoretically
to achieve a higher DR. In simple terms, the dynamic range is related to the number of bits and
resolution (TLSB) by equation (3.15) as follows
DR = 2N x TLSB

(3.15)

where N is the number of bits. Though N can be increased for larger DR, the choice is limited by
area and power budget for a given target solution [16].
The next chapter explains the block level design and presents all the considerations that are
made in the design of each block as well as the simulation results associated with each block and
TDC.
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4. TDC DESIGN AND IMPLEMENTATION
This chapter explains the details of the design of each block of the TDC with design
equations and principles explained for each sub-circuit and block that is part of the complete TDC.
The technology used is the standard 0.5μm n-well CMOS technology with supply rails from +2.5V
to -2.5V, and SPICE simulations are included. The layout of the blocks and the layout techniques
to minimize errors, especially for the analog blocks, are also explained. The first block to consider
is the current mirror network with its biasing circuit.
4.1

Design of Current Mirror Network with Biasing Circuit
Current mirrors are widely used sub-circuits in analog design that serve to mirror currents

from a reliable current reference and provide it to other parts of a circuit. This is a prudent method
to provide a known current to a circuit due to the rigorous nature of designing a circuit to generate
a stable current reference. The aim of this sub-circuit is to provide a stable and constant current
source to charge the sampling capacitor Cn as shown in Fig. 3.7. The reference current will be
provided by biasing a PMOS transistor with a calculated bias voltage from a bias generator circuit.
The bias voltage generator is first explained as below. The design target is to design a circuit that
can generate a reliable current of about 50μA, with little dependence on process parameters and
supply voltage, and mirror this current used for the current mirror. The technique used is the betamultiplier reference circuit [25] shown in Fig. 4.1.
From Fig. 4.1,
(4.1)

VGS1 = VGS2 + IREFR .

38

Equation (4.1) holds only if VGS1 > VGS2 and can be ensured by using a larger value of β
(transconductance parameter given by β = 𝐾

) in M2 by multiplying β of M1 by a factor K so

that less VGS is needed to conduct IREF [25]. Therefore, from the MOSFET drain current equation,
(𝑉 − 𝑉 ) ,

I =

𝑉

=

(4.2)

+𝑉

and

β = Kβ
𝐼

=

(this implies W = KW )
(1 −

√

(4.3)

) .

(4.4)

Choosing K=4 for which the circuit in Fig. 4.1 is sometimes called Constant-gm bias circuit,
because makes the gm

𝑔 =

2𝐾

𝐼

=

(4.5)

where Kn is the process transconductance parameter for n-MOSFET. This means the g m is
independent of MOSFET parameters and solely depends on the value of the resistor R [25]. For
an IREF of 50μA, with the process parameters known for the 500nm process and a W 1/L1 ratio of
20/1, solving for R gives approximately 4KΩ.
Because the bias voltage generator circuit in Fig. 4.1 is self-biased, it has two possible
operating points: the one described by the equations 4.1 – 4.5 and one in which zero current flows
in the circuit. This zero-current operating point occurs when the gates of M1 and M2 are at ground
potential while the gates of M3 and M4 are at VDD. A start-up circuit, consisting of MSU1, MSU2
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and MSU3 works to prevent this operating point. In that state, the gate of MSU1 is also at ground
so it is off. The gate of MSU2 is between VDD and VDD – Vthp and MSU3 behaves like an NMOS
switch and turns on to leak current to leak current into the gates of M1 and M2 from the gates of
M3 and M4. This causes MSU3 to turn off and the current to snap back into the desired state [25].
Fig. 4.2 shows the layout of the biasing circuit of Fig. 4.1 and Fig. 4.3 shows the postlayout simulation. The resistor, R, was assumed to have a temperature coefficient of 200ppm
temperature stepped from 30°C to 70°C. The simulation was performed with supply voltage swept
from -500mV to +500mV to show the dependence of the resulting current on the changing
parameters. The simulation results show that the reference current IREF varies minimally between
51.23μA to 54.5μA and that the beta-multiplier reference circuit can serve as a good voltage
reference generator in a CMOS process [26]. The circuit element specifications are in Table 1.
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Figure 4.1. Bias voltage generator circuit.
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Figure 4.2. Layout of Biasing Circuit of figure 4.1.
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Figure 4.3. Post-Layout simulation result of reference current through R in Fig. 4.1 with supply voltage sweep and temperature step.
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Table 1: Devices dimensions and parameters for bias voltage generator circuit.
Components
M1
M2
M3
M4
MSU1
MSU2
MSU3
R

Specification
6μ/1.2μm
24μ/1.2μm
24μ/1.2μm
24μ/1.2μm
24μ/1.2μm
6μ/60μm
6μ/0.6μm
4KΩ

The bias voltage, Vbiasp, is then used to bias a PMOS transistor in the resulting
current mirror network as shown in Fig. 3.7. This current is then mirrored to serve as the
charging current for capacitor Cn in Fig. 3.7. For the current mirror network, the cascode
current mirror is used and biased with Vbiasp from the bias voltage generator network in
Fig. 4.1. The current mirror circuit, shown in Fig. 4.4(a) has a very large output resistance
approximately equal to 𝑔 𝑟

(gm is the transconductance of M2 and M4 and ro is the

MOSFET output resistance) which makes it operate as good current source with accurate
value [27]. Fig. 4.4(b) shows the layout of the current mirror circuit in Fig. 4.4(a).
4.2

1V Reference voltage generator Circuit
The block labelled as VREF serves to provide a 1V reference voltage for the dual

slope concept. A voltage reference can be derived from another power supply by simply
using a resistor divider network as shown in Fig. 4.5. The main disadvantage of these
configurations is that for low power design, the resistors have to be very large to reduce
the current that flows through them, which in turn require a large area on the chip. A strong
voltage reference can be made from a strong current source by using a similar principle
from the biasing circuit discussed in the previous section. The simple circuit to achieve a
1V voltage reference is shown in Fig. 4.6.
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(a)

(b)

Figure 4.4. (a) Cascode current mirror.

Resistor-only reference

(b) Layout of Cascode current mirror.

MOSFET-resistor reference

Figure 4.5. Simple voltage dividers implemented in CMOS.
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Figure 4.6. Simple 1V reference voltage generator.
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Vbias from the voltage generator circuit from Fig. 4.1 is used to bias M1, producing
a stable IREF and rather than using a large resistor, M2 is diode-connected to act as a resistor
to generate VREF. The current through M2 is given approximately by
𝐼 = 𝐼

=

𝐾

((𝑉

(4.6)

−𝑉 )− 𝑉 )

giving VREF as

𝑉

=

+ 𝑉 + 𝑉

.

(4.7)

Post-layout simulation results in Fig. 4.7 show good stability in the resulting
voltage VREF when VDD was swept from 2.40V to 2.6V and temperature was steppped
from 10°C to 100°C.
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Figure 4.7. Post-layout simulation results of voltage reference, VREF, generator circuit.
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4.3

Operational Amplifier Design
The operational amplifier (op-amp) is a fundamental building block that has become one

of the most versatile and important building blocks in analog and mixed-signal circuit design [27].
They are utilized in a wide variety of circuits including data-converters, filters, voltage references
and power management circuits. Op-amps are amplifiers that have sufficiently high forward gain
so that when negative feedback is applied, the close-loop transfer function is practically
independent of the gain of the op-amp [27] and so the primary requirement of an op-amp is to have
a sufficiently large open-loop gain so as to implement the negative feedback and use that in many
other applications. To design an op-amp, things to be considered include the specifications, device
sizes and biasing conditions, compensation method for stability and how to characterize the opamp.
In this work, the op-amp design uses the two-stage approach and provides a large enough
voltage gain, common-mode range, high bandwidth, high input impedance, low output impedence
and good output swing. Fig. 4.8 shows the concept of a two-stage op-amp with an output buffer
and includes a differential amplifier as the first stage and another gain second stage. The output
buffer is used if the op-amp is intended to be used to drive a large capacitive load or a resistive
load, otherwise if it is to drive a small capactive load, then it is not used. The transistor circuit used
is to implement the two-stage op-amp is shown in Fig. 4.9.
Transistors M1 and M2 form a differential pair with M3 and M4 serving as the current
mirror load and M5 as a tail current source. M7 and M6 form the second stage as a common source
amplifier and M8-M10 form the bias network to bias M5 and M6. Capacitor C C serves as a
capacitor for miller compensation.
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Figure 4.8. Block diagram of two-stage op-amp with output buffer.

Figure 4.9. Circuit diagram of a two-stage op-amp.
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Fig. 4.10 shows the layout of the operational amplifier of Fig. 4.9. Fig. 4. 11 shows the DC
transfer characteristics from a DC sweep. The input offset voltage is approximately 0.38mV. Fig.
4.12 shows the frequency response characteristics showing the DC gain as 76.7dB and unity-gain
bandwidth as 40.6MHz with a phase margin of 47°. Fig. 4.13 shows the op-amp behavior as an
integrator with a square wave input and simulated to verify the proper operation in negative
feedback configuration. The specifications of the op-amp are summarized in Table 2.
Table 2: Post-layout simulation results of designed two-stage op-amp
Specification

Value

DC Gain

76.7dB

GBW

40.6 MHz

Slew Rate

60V/μs

Phase Margin

47°

Input Offset Voltage

0.38mV
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Figure 4.10. Op-amp Integrator Layout.
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Figure
4.11. DC transfer characteristics of two-stage op-amp.

Figure 4.12. Frequency response of the two-stage op-amp.
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(a)

(b)
Figure 4.13. (a) Op-amp integrator. (b)Transient response simulation of integrator.
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4.4

Comparator Design
The comparator is widely used in analog-to-digital conversion, which requires the

sampling of an input. The sampled input is then applied to a combination of coparators to
determine the digital equivalent of the analog signal. In other words, the comparator can be
considered as a 1-bit analog-to-digital converter [28]. There are three basic types of comparators:
open-loop, regenerative and a third type that is a combination of the open-loop and regenerative
types [28]. The open-loop latched comparator type is chosen for this design and they are basically
op-amps without compensation working in the saturation region. Due to the high gain of the openloop op-amp, the output reaches saturation even with a small difference between the two
comparator inputs and has the advantage of a high resolution which makes it suitable for a TDC
application [29].
With a reference voltage of 0V, the comparator gives an output of VDD when the signal
is greater than 0V and an output of VSS when the signal is less than 0V. The latched comparator
is shown in Fig. 4.14 and the layout shown in Fig. 4.15. The inputs are labelled as V N and VP.
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Figure 4.14. Schematic diagram of a two-stage comparator.

Figure 4.15. Layout of the two-stage comparator.
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4.5

5-bit Counter Circuit Design
Counters are sequential circuits which are used for counting pulses and are very common

applications of flip-flops. Grouped into synchronous and asynchronous types, synchronous
counters use a common clock for all flip-flops and though complex to design, provide a fast counter
compared to asynchronous counters that use the output of the first flip-flop as the clock for the
next flip-flop. The major set-back of the asynchronous type is the possibilty of producing a
decoding error due to possible long delays in the flip-flop chain. A 5-bit synchronous counter is
designed using JK master-slave flip-flops. The simplified schematic diagram of the counter is
shown in Fig. 4.16. The layouts of the flip-flop used and the counter are shown in Figs. 4.17. Fig.
4.18 shows the physical layout of the 5-bit synchronous counter of Fig. 4. 16 and Fig. 4.19 shows
the post-layout simulation of the counter. The counter is a digital circuit and to aid in easy layout,
the standard cell approach is used. Standard basic cells are designed using the same cell height to
enable easy connection of transistors as well as easy routing of power and signal lines. The same
technique is used in subsequent digital circuits.
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Figure 4.16. Block level of a 5-bit counter with J-K Master-Slave Flip Flops.
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Figure 4.17. Layout of JK-MS Flip-Flop
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Figure 4.18. Layout of 5-bit synchronous counter.
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Figure 4.19. Post-layout simulation of 5-bit synchronous counter.
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4.6

Subtractor Unit Design
The outputs of the digital counters in Fig. 3.6 are sent to a digital subtractor that produces

the digital representation of the time interval. Since the counters are 5-bit counters, a 5-bit binary
subtractor is required. An n-bit binary subtractor can be made from an n-bit binary adder by the
inversion of one of the inputs and so the design of a subtractor entails first designing an adder
circuit. An n-bit adder circuit can be made from a cascade of n full adders. The logic circuit and
truth table of a full adder are shown in Fig. 4.20, the layout in Fig. 4.21 and the simulation results
in Fig. 4.22. The block diagram of the binary subtractor is shown in Fig. 4.23 and the layout in
Fig. 4.24.
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Figure 4.20. Full adder logic diagram and truth table.

Figure 4.21. Layout of 1-bit full adder circuit.
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Figure 4.22. Simulation results for the full-adder circuit.
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Figure 4.23. 5-bit binary subtractor.
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Figure 4.24. 5-bit binary subtractor layout.
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4.7

Layout Considerations
In the layout of the cells described earlier, certain general considerations were made such
as


High density and area reduction



Cell and block placement for easy routing



Delay reduction



Routing parasitic reduction

In designing digital circuits, the standard cell approach was used. Standard logic gates were
designed with a uniform cell height, with the width being variable, depending on the number of
transistors in the particular cell. The power rails are also well defined and protruding and available
to help in automatic connection at the top layer. A combination of the standard cells can provide
any Boolean logic function. This approach aids in easy routing and compact design that minimize
area. Fig. 4.25 shows some standard cells used with similar heights and power rails, and a JK-MS
flip-flop made from a combination of standard cells.
In analog circuits, large width MOSFETs were laid out using the multi-finger method with
multiple contacts for large-width transistors to reduce metal/resistive material contact resistance.
This method also increases the frequency of operation of the analog circuit and improves the phase
noise [30]. An example is shown in Fig. 4.26.
For resistances and capacitors, unit devices were designed and replicated and connected in
either series or parallel to implement higher values of resistance or capacitance as can be seen in
Fig. 4.27.
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The TDC system is integrated and laid out using the 0.5μm CMOS process as shown in Fig. 4.28(a)
and placed in a 40-pin padframe shown in Fig. 4.28(b). Fig. 4.29 shows the die photo of the
fabricated TDC chip.
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Figure 4.25. Standard Cells Layout.
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Figure 4.26. Layout of long-width MOSFETs.

70

Figure 4.27. Layout of resistors and capacitors.
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Figure 4.28(a). TDC System Chip.
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Figure 4.28(b). TDC chip on padframe with pin numbers.
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Figure 4.29. Die micrograph of the fabricated TDC chip.
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5. TDC CHIP TESTING AND EXPERIMENTAL RESULTS
To allow for a suitable test environment and to obtain accurate measurements, a few
considerations are made. A prototyping breadboard was used as the base for the test circuit due to
its flexibility and temporality and they also require no soldering. Multiple jumpers and probe points
are used to enable multiple measurements to be made. Commercial power supply units are used to
supply power to the power rails on the breadboard to improve the noise immunity of the system
during measurements. The START and STOP signals as well as the CLOCK signals are generated
from commercial function generators.
Mixed-signal oscilloscope with multiple probes is used to monitor and capture some analog
and digital signals from the test chip, and the digital word from the TDC output is captured with a
logic analyzer and transferred to a computer. A block diagram of the test setup is shown in Fig.
5.1 followed by the test results at a clock frequency of 13MHz. The voltage rails were 2.5V and 2.5V corresponding to VDD and VSS, respectively.
Fig. 5.2 shows the integrator output when the START signal sets in. As explained in
Section 3.3.1 and with Fig. 3.6, the integrator output gives a negative slope when the START
signal comes in and a positive slope when the STOP signal comes in. Fig. 5.3 shows the integrator
output in response to the both START and STOP signals.
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Figure 5.1. Block diagram of TDC test setup.
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Figure 5.2. Integrator output response to START signal.

Figure 5.3. Integrator output response to START and STOP signals.
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Fig. 5.4 shows the oscilloscope capture of the working of TDC analog blocks in the three different
modes of operation. Mode 1 is the reset mode and shows 0V for all traces and in Mode 2, the
integrator output ramps down upon the START signal coming up. The comparator output goes
high in this mode after some delay. In Mode 3, the STOP signal comes on and the integrator output
ramps up to 0V, causing the comparator output to ramp to go low. Figs 5.5(a) – 5.5(d) shows the
integrator delay estimation from the oscilloscope measurement. It can be seen in Figs. 5.5(a) –
5.5(b) that the comparator output response has a constant delay of 1.244µs for different time delays
(Td) between START and STOP signals. With this constant delay, the correct time measured can
be calculated from the digital work output from the subtractor as follows,
𝑇 =(

[

]

) + 𝑐𝑜𝑚𝑝_𝑑𝑒𝑙𝑎𝑦 .

(5.1)

Also due to this constant comparator delay, the minimum time that can be quantized is 1.244µs
and so the binary output word 0000 corresponds to a time delay of 1.244µs. The comparator output
serves as the enable for the START and STOP counters. Fig. 5.6 shows the START and STOP
counters working within the period when the comparator output is high. In Fig. 5.7 and 5.8, the
measured 5-bit digital outputs are shown as (00011)2 corresponding to 1.469µs and (00100)2
corresponding to 1.544 µs, respectively. Similarly, the 5-bit digital outputs (01110) 2 corresponding
to 2.294µs, and (11000)2 corresponding to 3.044us, respectively are shown in Fig. 5.9 and 5.10.
The results are summarized in Table 3 and plot of the output characteristic is shown in Fig. 5.11.
The INL was calculated as the difference between the measured time difference and the actual
time difference and plotted against the actual time difference in fig. 5.12. The maximum INL is
48ps (0.64LSB) and the average INL is 1.86ps (0.02LSB) for an input range of 1.244µs to 3.25µs.
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Figure 5.4. Oscilloscope capture showing the different modes of operation of the TDC.
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Figure 5.5(a). Oscilloscope capture showing comparator output delay for Td = 1.5µs.

Figure 5.5(b). Oscilloscope capture showing comparator output delay for Td = 1.8µs.
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Figure 5.5(c). Oscilloscope capture showing comparator output delay for Td = 2.1µs.

Figure 5.5(d). Oscilloscope capture showing comparator output delay for Td = 2.8µs.
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Figure 5.6. Logic analyser output showing START and STOP counter outputs.
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Figure 5.7. Measured digital output (00011)2 ≈ 1.475µs for time difference of 1.469µs.
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Figure 5.8. Measured digital output (00100)2 ≈ 1.552µs for time difference of 1.544µs.
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Figure 5.9. Measured digital output (01110)2 ≈ 2.321µs for time difference of 2.294µs.
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Figure 5.10. Measured digital output (11000)2 ≈ 3.090µs for time difference of 3.044µs.

86

Table 3: Summary of TDC Test Results
5-bit Word

Measured
Time(µs)

Input
Time(µs)

Deviation(µs)

% Error

00000

1.244

1.244

0.000

0.00%

00001

1.321

1.319

-0.002

-0.15%

00010

1.398

1.394

-0.004

-0.28%

00011

1.475

1.469

-0.006

-0.39%

00100

1.552

1.544

-0.008

-0.50%

00101

1.629

1.619

-0.010

-0.59%

00110

1.706

1.694

-0.012

-0.68%

00111

1.782

1.769

-0.013

-0.76%

01000

1.859

1.844

-0.015

-0.83%

01001

1.936

1.919

-0.017

-0.90%

01010

2.013

1.994

-0.019

-0.96%

01011

2.090

2.069

-0.021

-1.02%

01100

2.167

2.144

-0.023

-1.08%

01101

2.244

2.219

-0.025

-1.13%

01110

2.321

2.294

-0.027

-1.17%

01111

2.398

2.369

-0.029

-1.22%

10000

2.475

2.444

-0.031

-1.26%

10001

2.552

2.519

-0.033

-1.30%

10010

2.629

2.594

-0.035

-1.33%

10011

2.706

2.669

-0.037

-1.37%

10100

2.782

2.744

-0.038

-1.40%

10101

2.859

2.819

-0.040

-1.43%

10110

2.936

2.894

-0.042

-1.46%

10111

3.013

2.969

-0.044

-1.49%

11000

3.090

3.044

-0.046

-1.52%

11001

3.167

3.119

-0.048

-1.54%
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Figure 5.11. Plot of output characteristic of designed TDC showing conversion linearity of
converted output word from TDC.

Figure 5.12. Plot of INL of designed TDC.
88

6. CONCLUSION
A 5-bit dual-slope analog-to-digital converter-based time-to-digital converter has
been designed in the 0.5µm n-well CMOS process. The chip design employs a dual-slope
analog-to-digital converter approach and achieves high linearity with a very simple
architecture. The 5-bit output digital word can be theoretically extended to achieve a higher
resolution. The high linearity makes it very suitable for accurate processing by most digital
signal processing systems and the simple architecture makes it easy for on-chip integration.
Since the comparator performance is very crucial to the overall performance of the
TDC, future work may involve reducing the propagation delay of the comparator circuit
by employing precision techniques as suggested by Razavi and Wooley in [31]. The digital
blocks in the TDC can be optimized by use of logic synthesis tools that take an RTL
representation of the digital logic, along with a set of timing and area constraints to generate
a corresponding gate-level netlist. During this process, a number of minimizations and
optimizations, including area and timing, are performed. This also reduces the human
errors that may be encountered during the design process.
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APPENDIX OF MOSFET PARAMETERS
Spice parameters from http://www.mosis.com
.MODEL NMOS NMOS (
LEVEL = 49
+VERSION = 3.1
TNOM = 27
TOX = 1.39E-8
+XJ
= 1.5E-7
NCH = 1.7E17
VTH0 = 0.6696061
+K1
= 0.8351612
K2
= -0.0839158 K3
= 23.1023856
+K3B = -7.6841108 W0
= 1E-8
NLX = 1E-9
+DVT0W = 0
DVT1W = 0
DVT2W = 0
+DVT0 = 2.9047241
DVT1 = 0.4302695
DVT2 = -0.134857
+U0
= 458.439679 UA
= 1E-13
UB
= 1.485499E-18
+UC
= 1.629939E-11 VSAT = 1.643993E5 A0
= 0.6103537
+AGS = 0.1194608
B0
= 2.674756E-6 B1
= 5E-6
+KETA = -2.640681E-3 A1
= 8.219585E-5 A2
= 0.3564792
+RDSW = 1.387108E3 PRWG = 0.0299916
PRWB = 0.0363981
+WR
=1
WINT = 2.472348E-7 LINT = 3.597605E-8
+XL
=0
XW
=0
DWG = -1.287163E-8
+DWB = 5.306586E-8 VOFF = 0
NFACTOR = 0.8365585
+CIT = 0
CDSC = 2.4E-4
CDSCD = 0
+CDSCB = 0
ETA0 = 0.0246738
ETAB = -1.406123E-3
+DSUB = 0.2543458
PCLM = 2.5945188
PDIBLC1 = -0.4282336
+PDIBLC2 = 2.311743E-3 PDIBLCB = -0.0272914 DROUT = 0.7283566
+PSCBE1 = 5.598623E8 PSCBE2 = 5.461645E-5 PVAG = 0
+DELTA = 0.01
RSH = 81.8
MOBMOD = 1
+PRT = 8.621
UTE = -1
KT1 = -0.2501
+KT1L = -2.58E-9
KT2 = 0
UA1 = 5.4E-10
+UB1 = -4.8E-19
UC1 = -7.5E-11
AT
= 1E5
+WL
=0
WLN = 1
WW
=0
+WWN = 1
WWL = 0
LL
=0
+LLN = 1
LW
=0
LWN = 1
+LWL = 0
CAPMOD = 2
XPART = 0.5
+CGDO = 2E-10
CGSO = 2E-10
CGBO = 1E-9
+CJ
= 4.197772E-4 PB
= 0.99
MJ
= 0.4515044
+CJSW = 3.242724E-10 PBSW = 0.1
MJSW = 0.1153991
+CJSWG = 1.64E-10
PBSWG = 0.1
MJSWG = 0.1153991
+CF
=0
PVTH0 = 0.0585501
PRDSW = 133.285505
+PK2 = -0.0299638 WKETA = -0.0248758 LKETA = 1.173187E-3
+AF
=1
KF
= 0)
*
.MODEL PMOS PMOS (
LEVEL = 49
+VERSION = 3.1
TNOM = 27
TOX = 1.39E-8
+XJ
= 1.5E-7
NCH = 1.7E17
VTH0 = -0.9214347
+K1
= 0.5553722
K2
= 8.763328E-3 K3
= 6.3063558
+K3B = -0.6487362 W0
= 1.280703E-8 NLX = 2.593997E-8
+DVT0W = 0
DVT1W = 0
DVT2W = 0
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+DVT0 = 2.5131165
DVT1 = 0.5480536
DVT2 = -0.1186489
+U0
= 212.0166131 UA
= 2.807115E-9 UB
= 1E-21
+UC
= -5.82128E-11 VSAT = 1.713601E5 A0
= 0.8430019
+AGS = 0.1328608
B0
= 7.117912E-7 B1
= 5E-6
+KETA = -3.674859E-3 A1
= 4.77502E-5 A2
= 0.3
+RDSW = 2.837206E3 PRWG = -0.0363908 PRWB = -1.016722E-5
+WR
=1
WINT = 2.838038E-7 LINT = 5.528807E-8
+XL
=0
XW
=0
DWG = -1.606385E-8
+DWB = 2.266386E-8 VOFF = -0.0558512 NFACTOR = 0.9342488
+CIT = 0
CDSC = 2.4E-4
CDSCD = 0
+CDSCB = 0
ETA0 = 0.3251882
ETAB = -0.0580325
+DSUB = 1
PCLM = 2.2409567
PDIBLC1 = 0.0411445
+PDIBLC2 = 3.355575E-3 PDIBLCB = -0.0551797 DROUT = 0.2036901
+PSCBE1 = 6.44809E9
PSCBE2 = 6.300848E-10 PVAG = 0
+DELTA = 0.01
RSH = 101.6
MOBMOD = 1
+PRT = 59.494
UTE = -1
KT1 = -0.2942
+KT1L = 1.68E-9
KT2 = 0
UA1 = 4.5E-9
+UB1 = -6.3E-18
UC1 = -1E-10
AT
= 1E3
+WL
=0
WLN = 1
WW
=0
+WWN = 1
WWL = 0
LL
=0
+LLN = 1
LW
=0
LWN = 1
+LWL = 0
CAPMOD = 2
XPART = 0.5
+CGDO = 2.9E-10
CGSO = 2.9E-10
CGBO = 1E-9
+CJ
= 7.235528E-4 PB
= 0.9527355
MJ
= 0.4955293
+CJSW = 2.692786E-10 PBSW = 0.99
MJSW = 0.2958392
+CJSWG = 6.4E-11
PBSWG = 0.99
MJSWG = 0.2958392
+CF
=0
PVTH0 = 5.98016E-3 PRDSW = 14.8598424
+PK2 = 3.73981E-3 WKETA = 5.292165E-3 LKETA = -4.205905E-3
+AF
=1
KF
= 0)
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